

US009385047B2

# (12) United States Patent

Zhao et al.

(54) INTEGRATED CIRCUITS HAVING A
PLURALITY OF HIGH-K METAL GATE FETS
WITH VARIOUS COMBINATIONS OF
CHANNEL FOUNDATION STRUCTURE AND
GATE STACK STRUCTURE AND METHODS
OF MAKING SAME

(71) Applicant: Mie Fujitsu Semiconductor Limited,

Kuwana, Mie (JP)

(72) Inventors: **Dalong Zhao**, San Jose, CA (US);

Pushkar Ranade, Los Gatos, CA (US); Bruce McWilliams, Menlo Park, CA

(US)

(73) Assignee: Mie Fujitsu Semiconductor Limited,

Kuwana, Mie (JP)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/747,372

(22) Filed: Jun. 23, 2015

(65) **Prior Publication Data** 

US 2015/0287645 A1 Oct. 8, 2015

#### Related U.S. Application Data

- (63) Continuation of application No. 13/755,887, filed on Jan. 31, 2013, now Pat. No. 9,093,550.
- (60) Provisional application No. 61/593,062, filed on Jan. 31, 2012.
- (51) **Int. Cl. H01L 21/4763** (2006.01) **H01L 21/8238** (2006.01)
  (Continued)
- (52) U.S. Cl.

CPC .. *H01L 21/823807* (2013.01); *H01L 21/02367* (2013.01); *H01L 21/82* (2013.01); *H01L 21/823878* (2013.01)

(10) **Patent No.:** 

US 9,385,047 B2

(45) **Date of Patent:** 

Jul. 5, 2016

(58) Field of Classification Search

CPC ...... H01L 21/823814; H01L 29/404; H01L 21/28061

See application file for complete search history.

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

3,958,266 A 5/1976 Athanas 4,000,504 A 12/1976 Berger

(Continued)

#### FOREIGN PATENT DOCUMENTS

EP 0274278 7/1988 EP 0312237 4/1989 (Continued)

#### OTHER PUBLICATIONS

Hokazono, A et al., Steep Channel & Halo Profiles Utilizing Boron-Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond, 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 112-113 (2008).


(Continued)

Primary Examiner — Zandra Smith
Assistant Examiner — Andre' C Stevenson
(74) Attorney, Agent, or Firm — Baker Botts L.L.P.

#### (57) ABSTRACT

Semiconductor manufacturing processes include forming conventional channel field effect transistors (FETs) and deeply depleted channel (DDC) FETs on the same substrate and selectively forming a plurality of gate stack types where those different gate stack types are assigned to and formed in connection with one or more of a conventional channel NFET, a conventional channel PFET, a DDC-NFET, and a DDC-PFET in accordance a with a predetermined pattern.

#### 14 Claims, 16 Drawing Sheets



## US 9,385,047 B2

Page 2

(51)	T . 61			6 007 210		7/2000	C 1
(51)	Int. Cl.		(2006.04)	6,087,210 6,087,691		7/2000	Hamamoto
	H01L 21/82		(2006.01)	6,088,518		7/2000	
	H01L 21/02		(2006.01)	6,091,286			Blauschild
				6,096,611	A	8/2000	Wu
(56)		Referen	ces Cited	6,103,562			Son et al.
				6,121,153			Kikkawa
	U.S.	PATENT	DOCUMENTS	6,147,383 6,153,920		11/2000	Gossmann et al.
		5/40==	T. 1 . 1	6,157,073			Lehongres
	4,021,835 A		Etoh et al.	6,175,582			Naito et al.
	4,242,691 A 4,276,095 A		Kotani et al. Beilstein, Jr. et al.	6,184,112	В1		Maszara et al.
	4,315,781 A		Henderson	6,190,979			Radens et al.
	4,518,926 A		Swanson	6,194,259			Nayak et al.
	4,559,091 A		Allen et al.	6,198,157 6,218,892			Ishida et al. Soumyanath et al.
	4,578,128 A		Mundt et al.	6,218,895			De et al.
	4,617,066 A 4,662,061 A	5/1987	Vasudev Malbi	6,221,724		4/2001	Yu et al.
	4,761,384 A		Neppl et al.	6,229,188			Aoki et al.
	4,780,748 A		Cunningham et al.	6,232,164			Tsai et al.
	4,819,043 A		Yazawa et al.	6,235,597 6,245,618		5/2001	An et al.
	4,885,477 A		Bird et al.	6,268,640			Park et al.
	4,908,681 A		Nishida et al. Robbins	6,271,070			Kotani et al.
	4,945,254 A 4,956,311 A		Liou et al.	6,271,551			Schmitz et al.
	5,034,337 A		Mosher et al.	6,288,429			Iwata et al.
	5,144,378 A	9/1992	Hikosaka	6,297,132 6,300,177			Zhang et al. Sundaresan et al.
	5,156,989 A		Williams et al.	6,313,489			Letavic et al.
	5,156,990 A		Mitchell	6,319,799	BI		Ouyang et al.
	5,166,765 A 5,208,473 A		Lee et al. Komori et al.	6,320,222			Forbes et al.
	5,294,821 A		Iwamatsu	6,323,525			Noguchi et al.
	5,298,763 A		Shen et al.	6,326,666			Bernstein et al.
	5,369,288 A	11/1994		6,335,233 6,358,806			Cho et al. Puchner
	5,373,186 A		Schubert et al.	6,380,019			Yu et al.
	5,384,476 A		Nishizawa et al. Yilmaz et al.	6,391,752			Colinge et al.
	5,426,328 A 5,444,008 A		Han et al.	6,426,260			Hshieh
	5,552,332 A		Tseng et al.	6,426,279			Huster et al.
	5,559,368 A	9/1996	Hu et al.	6,432,754			Assaderaghi et al. Hao et al.
	5,608,253 A		Liu et al.	6,444,550 6,444,551			Ku et al.
	5,622,880 A		Burr et al.	6,449,749		9/2002	
	5,624,863 A 5,625,568 A		Helm et al. Edwards et al.	6,451,679		9/2002	Hu et al 438/592
	5,641,980 A		Yamaguchi et al.	6,461,920			Shirahata
	5,663,583 A		Matloubian et al.	6,461,928		10/2002	
	5,712,501 A		Davies et al.	6,472,278 6,482,714			Marshall et al. Hieda et al.
	5,719,422 A		Burr et al.	6,489,224		12/2002	
	5,726,488 A 5,726,562 A		Watanabe et al. Mizuno	6,492,232		12/2002	Tang et al.
	5,731,626 A		Eaglesham et al.	6,500,739			Wang et al.
	5,736,419 A	4/1998		6,503,801			Rouse et al.
	5,753,555 A	5/1998		6,503,805 6,506,640			Wang et al. Ishida et al.
	5,754,826 A	5/1998	Gamal et al.	6,518,623			Oda et al.
	5,756,365 A 5,763,921 A		Kakumu Okumura et al.	6,521,470	В1		Lin et al.
	5,780,899 A		Hu et al.	6,534,373		3/2003	Yu
	5,847,419 A	12/1998	Imai et al.	6,541,328		4/2003	Whang et al.
	5,856,003 A	1/1999		6,541,829 6,548,842			Nishinohara et al. Bulucea et al.
	5,861,334 A	1/1999		6,551,885		4/2003	
	5,877,049 A 5,885,876 A	3/1999	Liu et al. Dennen	6,552,377	В1	4/2003	Yu
	5,889,315 A		Farrenkopf et al.	6,573,129			Hoke et al.
	5,895,954 A		Yasumura et al.	6,576,535 6,600,200			Drobny et al.
	5,899,714 A	5/1999	Farrenkopf et al.	6,620,671			Lustig et al. Wang et al.
	5,918,129 A		Fulford, Jr. et al.	6,624,488		9/2003	
	5,923,067 A 5,923,987 A	7/1999	Voldman	6,627,473			Oikawa et al.
	5,936,868 A	8/1999		6,630,710			Augusto
	5,946,214 A	8/1999	Heavlin et al.	6,660,605		12/2003	
	5,985,705 A	11/1999	Seliskar	6,662,350			Fried et al.
	5,989,963 A		Luning et al.	6,667,200 6,670,260			Sohn et al. Yu et al.
	6,001,695 A 6,020,227 A	12/1999	Wu Bulucea	6,693,333		2/2004	
	6,043,139 A		Eaglesham et al.	6,724,008			Fitzergald
	6,060,345 A		Hause et al.	6,730,568		5/2004	
	6,060,364 A		Maszara et al.	6,737,724			Hieda et al.
	6,066,533 A	5/2000		6,743,291			Ang et al.
•	6,072,217 A	6/2000	Burr	6,743,684	B2	6/2004	Liu

# US 9,385,047 B2 Page 3

(56)		Referen	ces Cited	7,259,428 7,260,562		8/2007 8/2007	Inaba Czajkowski et al.
	HS I	PATENT	DOCUMENTS	7,200,302			Rueckes et al.
	0.0.1		DOCCIMENTS	7,297,994	B2		Wieczorek et al.
6,751,519	B1		Satya et al.	7,301,208			Handa et al.
6,753,230			Sohn et al.	7,304,350 7,307,471		12/2007	Misaki Gammie et al.
6,760,900 6,770,944			Rategh et al. Nishinohara et al.	7,312,500			Miyashita et al.
6,787,424		9/2004		7,323,754	B2	1/2008	Ema et al.
6,797,553			Adkisson et al.	7,332,439			Lindert et al.
6,797,602			Kluth et al.	7,348,629 7,354,833		3/2008 4/2008	Chu et al.
6,797,994 6,808,004			Hoke et al. Kamm et al.	7,380,225			Joshi et al.
6,808,994		10/2004		7,398,497			Sato et al.
6,813,750			Usami et al.	7,402,207			Besser et al.
6,821,825			Todd et al.	7,402,872 7,416,605			Murthy et al. Zollner et al.
6,821,852 6,822,297		11/2004	Nandakumar et al.	7,427,788			Li et al.
6,831,292			Currie et al.	7,442,971			Wirbeleit et al.
6,835,639			Rotondaro et al.	7,449,733 7,462,908			Inaba et al. Bol et al.
6,852,602			Kanzawa et al. Chakravarthi et al.	7,462,908			Du-Nour
6,852,603 6,881,641			Wieczorek et al.	7,470,593			Rouh et al.
6,881,987		4/2005		7,485,536			Jin et al.
6,891,439			Jaehne et al.	7,487,474 7,491,988		2/2009	Ciplickas et al. Tolchinsky et al.
6,893,947 6,900,519			Martinez et al. Cantell et al.	7,491,988			Chu et al.
6,901,564			Stine et al.	7,496,862		2/2009	Chang et al.
6,916,698		7/2005	Mocuta et al.	7,496,867			Turner et al.
6,917,237			Tschanz et al.	7,498,637 7,501,324			Yamaoka et al. Babcock et al.
6,927,463 6,928,128			Iwata et al. Sidiropoulos	7,503,020			Allen et al.
6,930,007			Bu et al.	7,507,999	B2		Kusumoto et al.
6,930,360	B2	8/2005	Yamauchi et al.	7,514,766			Yoshida
6,957,163		10/2005		7,521,323 7,531,393			Surdeanu et al. Doyle et al.
6,963,090 6,995,397			Passlack et al. Yamashita et al.	7,531,836			Liu et al.
7,002,214			Boyd et al.	7,538,364			Twynam
7,008,836			Algotsson et al.	7,538,412 7,562,233		5/2009 7/2009	Schulze et al. Sheng et al.
7,013,359		3/2006	Li Herr et al.	7,564,105		7/2009	
7,015,546 7,015,741			Tschanz et al.	7,566,600		7/2009	
7,022,559			Barnak et al.	7,569,456			Ko et al.
7,036,098			Eleyan et al.	7,586,322 7,592,241		9/2009	Xu et al. Takao
7,038,258 7,039,881		5/2006	Liu et al.	7,595,243			Bulucea et al.
7,045,456			Murto et al.	7,598,142			Ranade et al.
7,057,216			Ouyang et al.	7,605,041			Ema et al. Meunier-Beillard et al.
7,061,058			Chakravarthi et al.	7,605,060 7,605,429		10/2009	Bernstein et al.
7,064,039 7,064,399		6/2006 6/2006	Babcock et al.	7,608,496		10/2009	Chu
7,071,103			Chan et al.	7,615,802			Elpelt et al.
7,078,325			Curello et al.	7,622,341 7,638,380	B2	11/2009	Chudzik et al.
7,078,776 7,089,513			Nishinohara et al. Bard et al.	7,642,140			Bae et al.
7,089,515			Hanafi et al.	7,644,377	В1	1/2010	Saxe et al.
7,091,093	B1	8/2006	Noda et al.	7,645,665			Kubo et al.
7,105,399			Dakshina-Murthy et al.	7,651,920 7,655,523		1/2010 2/2010	Babcock et al.
7,109,099 7,119,381			Tan et al. Passlack	7,673,273			Madurawe et al.
7,122,411		10/2006		7,675,126		3/2010	
7,127,687		10/2006		7,675,317 7,678,638	B2		Perisetty Chu et al.
7,132,323 7,169,675			Haensch et al. Tan et al.	7,681,628			Joshi et al.
7,170,120			Datta et al.	7,682,887			Dokumaci et al.
7,176,137	B2		Perng et al.	7,683,442			Burr et al.
7,186,598			Yamauchi et al.	7,696,000 7,704,822		4/2010	Liu et al.
7,189,627 7,199,430			Wu et al. Babcock et al.	7,704,822			Zhu et al.
7,199,430			Dixit et al.	7,709,828			Braithwaite et al.
7,208,354	B2	4/2007	Bauer	7,723,750			Zhu et al.
7,211,871		5/2007		7,737,472			Kondo et al.
7,221,021 7,223,646			Wu et al. Miyashita et al.	7,741,138 7,741,200		6/2010 6/2010	Cho et al.
7,226,833			White et al.	7,741,200			Shah et al.
7,226,843			Weber et al.	7,750,374			Capasso et al.
7,230,680			Fujisawa et al.	7,750,381			Hokazono et al.
7,235,822		6/2007		7,750,405			Nowak
7,256,639	BI	8/2007	Koniaris et al.	7,750,682	<b>B</b> 2	7/2010	Bernstein et al.

## US 9,385,047 B2

Page 4

(56) Referen	nces Cited	8,169,002 B2		Chang et al.
II C DATENT	DOCLIMENTS	8,170,857 B2 8,173,499 B2		Joshi et al. Chung et al.
U.S. PAIENI	DOCUMENTS	8,173,502 B2		Yan et al.
7,755,144 B2 7/2010	Li et al.	8,176,461 B1		Trimberger
	Helm et al.	8,178,430 B2		Kim et al.
	Luo et al.	8,179,530 B2		Levy et al.
7,759,714 B2 7/2010	Itoh et al.	8,183,096 B2		Wirbeleit
	Berger et al.	8,183,107 B2 8,185,865 B2		Mathur et al. Gupta et al.
7,795,677 B2 9/2010	Bangsaruntip et al.	8,187,959 B2		Pawlak et al.
	Kawahara et al. Kim et al.	8,188,542 B2		Yoo et al.
	Mochizuki	8,196,545 B2		Kurosawa
7,811,881 B2 10/2010	Cheng et al.	8,201,122 B2		Dewey, III et al.
7,818,702 B2 10/2010	Mandelman et al.	8,214,190 B2		Joshi et al.
	Lebby et al.	8,217,423 B2 8,225,255 B2		Liu et al. Ouyang et al.
	Matocha et al. Trimberger et al.	8,227,307 B2		Chen et al.
	Seebauer et al.	8,236,661 B2		Dennard et al.
	Hoentschel et al.	8,239,803 B2		Kobayashi
	Chen et al.	8,247,300 B2		Babcock et al.
	Bauer	8,255,843 B2 8,258,026 B2		Chen et al. Bulucea
, ,	Lee et al.	8,266,567 B2		El Yahyaoui et al.
	Babcock et al. Herner et al.	8,273,617 B2		Thompson et al.
	Hokazono	8,286,180 B2	10/2012	Foo
	Lahner et al.	8,288,798 B2		Passlack
7,897,495 B2 3/2011	Ye et al.			Doyle et al.
	Cardone et al.	8,299,562 B2 8,324,059 B2	10/2012	Guo et al.
7,906,813 B2 3/2011	Kato Fenouillet-Beranger et al.	8,372,721 B2		Chen et al.
	Flynn et al.	8,466,473 B2		Cai et al.
	Moroz et al.			Shifren et al 438/217
7,935,984 B2 5/2011	Nakano	8,803,233 B2		Cheng et al.
	Majumder et al.	2001/0014495 A1 2002/0042184 A1	8/2001	Nandakumar et al.
	Beyer et al. Gomm et al.	2003/0006415 A1		Yokogawa et al.
	Liu et al.	2003/0047763 A1		Hieda et al.
	Ueno et al.	2003/0122203 A1		Nishinohara et al.
	King et al.	2003/0173626 A1	9/2003	
· · · · · · · · · · · · · · · · · · ·	Kohli et al.	2003/0183856 A1 2003/0215992 A1		Wieczorek et al. Sohn et al.
7,968,400 B2 6/2011 7,968,411 B2 6/2011	Williford	2004/0075118 A1		Heinemann et al.
	Seebauer	2004/0075143 A1		Bae et al.
7,968,459 B2 6/2011	Bedell et al.	2004/0084731 A1		Matsuda et al.
	Haensch et al.	2004/0087090 A1 2004/0126947 A1	7/2004	Grudowski et al. Sohn
7,994,573 B2 8/2011 8,004,024 B2 8/2011	Pan Furukawa et al.	2004/0175893 A1		Vatus et al.
	Yu et al.	2004/0180488 A1	9/2004	Lee
8,029,620 B2 10/2011	Kim et al.	2005/0106824 A1		Alberto et al.
	Bernard et al.	2005/0116282 A1 2005/0250289 A1		Pattanayak et al. Babcock et al.
8,046,598 B2 10/2011		2005/0230289 A1 2005/0280075 A1		Ema et al.
	Hargrove et al. Tsai et al.			Boyd et al.
	Cranford, Jr. et al.	2006/0049464 A1	3/2006	Rao
	Carter et al.	2006/0068555 A1		Zhu et al.
	Colombeau et al.	2006/0068586 A1	3/2006	
8,063,466 B2 11/2011		2006/0071278 A1 2006/0154428 A1	4/2006 7/2006	Dokumaci
	Sadra et al. Wang et al.	2006/0197158 A1		Babcock et al.
8,067,302 B2 11/2011		2006/0203581 A1		Joshi et al.
8,076,719 B2 12/2011	Zeng et al.	2006/0220114 A1		Miyashita et al.
8,097,529 B2 1/2012	Krull et al.	2006/0223248 A1 2007/0040222 A1		Venugopal et al. Van Camp et al.
	Agarwal et al. Yeh et al.	2007/0117326 A1		Tan et al.
	Schruefer	2007/0158790 A1	7/2007	Rao
8,106,481 B2 1/2012	Rao	2007/0212861 A1		Chidambarrao et al.
	Griebenow et al.	2007/0238253 A1 2008/0067589 A1	10/2007	Ito et al.
	Mandrekar et al.	2008/000/389 A1 2008/0108208 A1		Arevalo et al.
	Bhalla et al. Hynecek	2008/0169493 A1		Lee et al.
8,129,246 B2 3/2012	Babcock et al.	2008/0169516 A1	7/2008	Chung
	Chen et al.	2008/0197439 A1		Goerlach et al.
	Hokazono	2008/0227250 A1		Ranade et al.
· · · · · · · · · · · · · · · · · · ·	Kerr et al. Challa et al.	2008/0237661 A1 2008/0258198 A1		Ranade et al. Bojarczuk et al.
	Kim et al.	2008/0272409 A1		Sonkusale et al.
	Mori et al.	2009/0011537 A1	1/2009	Shimizu et al.
8,163,619 B2 4/2012	Yang et al.	2009/0057746 A1	3/2009	Sugll et al.

#### (56) References Cited

#### U.S. PATENT DOCUMENTS

2009/0108350 A1	4/2009	Cai et al.
2009/0134468 A1	5/2009	Tsuchiya et al.
2009/0224319 A1	9/2009	Kohli
2009/0302388 A1	12/2009	Cai et al.
2009/0309140 A1	12/2009	Khamankar et al.
2009/0311837 A1	12/2009	Kapoor
2009/0321849 A1	12/2009	Miyamura et al.
2010/0012988 A1	1/2010	Yang et al.
2010/0038724 A1	2/2010	Anderson et al.
2010/0100856 A1	4/2010	Mittal
2010/0148153 A1	6/2010	Hudait et al.
2010/0148155 A1 2010/0149854 A1	6/2010	Vora
2010/0149834 A1 2010/0187641 A1	7/2010	Zhu et al.
		Paschal
2010/0207182 A1	8/2010	
2010/0270600 A1	10/2010	Inukai et al.
2011/0059588 A1	3/2011	Kang
2011/0073961 A1	3/2011	Dennard et al.
2011/0074498 A1	3/2011	Thompson et al.
2011/0079860 A1	4/2011	Verhulst
2011/0079861 A1	4/2011	Shifren et al.
2011/0095811 A1	4/2011	Chi et al.
2011/0147828 A1	6/2011	Murthy et al.
2011/0169082 A1	7/2011	Zhu et al.
2011/0175170 A1	7/2011	Wang et al.
2011/0180880 A1	7/2011	Chudzik et al.
2011/0193164 A1	8/2011	Zhu
2011/0212590 A1	9/2011	Wu et al.
2011/0230039 A1	9/2011	Mowry et al.
2011/0242921 A1	10/2011	Tran et al.
2011/0248352 A1	10/2011	Shifren
2011/0294278 A1	12/2011	Eguchi et al.
2011/0294278 A1 2011/0309447 A1	12/2011	Arghavani et al.
2011/0309447 A1 2012/0007194 A1	1/2011	Sakakidani et al.
2012/0007194 A1 2012/0021594 A1	1/2012	Gurtej et al.
		Colombeau et al.
	2/2012	
2012/0056275 A1	3/2012	Cai et al.
2012/0065920 A1	3/2012	Nagumo et al.
2012/0108050 A1	5/2012	Chen et al.
2012/0132998 A1	5/2012	Kwon et al.
2012/0138953 A1	6/2012	Cai et al.
2012/0146148 A1	6/2012	Iwamatsu
2012/0146155 A1	6/2012	Hoentschel et al.
2012/0167025 A1	6/2012	Gillespie et al.
2012/0187491 A1	7/2012	Zhu et al.
2012/0190177 A1	7/2012	Kim et al.
2012/0223363 A1	9/2012	Kronholz et al.

#### FOREIGN PATENT DOCUMENTS

EP	0531621	3/1993
EP	0683515	11/1995
EP	0889502	1/1999
EP	1450394	8/2004
JP JP	59193066	11/1984 7/1992
ĴР	4186774 8153873	6/1996
JP	8288508	11/1996
JP	2004087671	3/2004
KR	794094	1/2008
WO	2011062788	5/2011
WO	2011002/88	3/2011

#### OTHER PUBLICATIONS

Hokazono, A et al., Steep Channel Profiles in n/pMOS Controlled by Boron-Doped Si:C Layers for Continual Bulk-CMOS Scaling, IEDM09-676 Symposium, pp. 29.1.1-29.1.4 (2009).

Holland, OW and Thomas, DK A Method to Improve Activation of Implanted Dopants in SiC, Oak Ridge National Laboratory, Oak Ridge, TN, pp. 1-9 (2001).

Kotaki, H., et al., Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS, IEDM 96, pp. 459-462 (1996).

Laveant, P. Incorporation, Diffusion and Agglomeration of Carbon in Silicon, Solid State Phenomena, vols. 82-84, pp. 189-194 (2002). Noda, Ket al., A 0.1-micrometer Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy IEEE Transactions on Electron Devices, vol. 45, No. 4, pp. 809-814 (Apr. 1998). Ohguro, T et al., An 0.18 micrometer CMOS for Mixed Digital and Analog Applications with Zero-Volt-Vth Epitaxial-Channel MOSFETs, IEEE Transactions on Electron Devices, vol. 46, No. 7,

Pinacho, R et al., Carbon in Silicon: Modeling of Diffusion and Clustering Mechanisms, Journal of Applied Physics, vol. 92, No. 3, pp. 1582-1588 (Aug. 2002).

pp. 1378 -1383 (Jul. 1999).

Robertson, LS et al., The Effect of Impurities on Diffusion and Activation of Ion Implanted Boron in Silicon, Mat. Res. Soc. Symp. vol. 610, pp. B5 8.1 . . . BS 8.6 (2000).

Scholz, R et al., Carbon-Induced Undersaturation of Silicon Self-Interstitials, Appl. Phys. Lett. 72(2), pp. 200-202 (Jan. 1998).

Scholz, RF et al., The Contribution of Vacancies to Carbon Out-Diffusion in Silicon, Appl. Phys. Lett., vol. 74, No. 3, pp. 392-394 (Jan. 1999).

Stolk, PA et al., Physical Mechanisms of Transient Enhanced Dopant Diffusion in Ion-Implanted Silicon, J. Appl. Phys. 81(9), pp. 6031-6050 (May 1997).

Thompson, Set al., MOS Scaling: Transistor Challenges for the 21st Century, Intel Technology Journal Q3 1998, pp. 1-19 (1998).

Wann, C. et al., Channel Profile Optimization and Device Design for Low-Power High-Performance Dynamic-Threshold MOSFET, IEDM 96, pp. 113-116 (1996).

Werner, Pet al., Carbon Diffusion in Silicon, Applied Physics Letters, vol. 73, No. 17, pp. 2465-2467 (Oct. 1998).

Yan, Ran-Hong et al, Scaling the Si MOSFET: From Bulk to SOI to Bulk, IEEE Transactions on Electron Devices, vol. 39, No. 7, pp. 1704-1711 (Jul. 1992).

Komaragiri, R. et al., Depletion-Free Poly Gate Electrode Architecture for Sub 100 Nanometer CMOS Devices with High-K Gate Dielectrics, IEEE IEDM Tech Dig., San Francisco CA, 833-836 (Dec. 13-15, 2004).

Samsudin, Ket al., Integrating Intrinsic Parameter Fluctuation Description into BSIMSOI to Forecast sub-15nm UTB SOI based 6T SRAM Operation, Solid-State Electronics (50), pp. 86-93 (2006). Wong, H et al., Nanoscale CMOS, Proceedings of the IEEE, vol. 87, No. 4, pp. 537-570 (Apr. 1999).

Banerjee, et al. Compensating Non-Optical Effects using Electrically-Driven Optical Proximity Correction, Proc. of SPIE vol. 7275 7275OE (2009).

Cheng, et al. Extremely Thin SOI (ETSOI) CMOS with Record Low Variability for Low Power System-on-Chip Applications, Electron Devices Meeting (IEDM) (Dec. 2009).

Cheng, et al. Fully Depleted Extremely Thin SOI Technology Fabricated by a Novel Integration Scheme Featuring Implant-Free, Zero-Silicon-Loss, and Faceted Raised Source/Drain, Symposium on VLSI Technology Digest of Technical Papers, pp. 212-213 (2009). Drennan, et al. Implications of Proximity Effects for Analog Design, Custom Integrated Circuits Conference, pp. 169-176 (Sep. 2006).

Hook, et al. Lateral Ion Implant Straggle and Mask Proximity Effect, IEEE Transactions on Electron Devices, vol. 50 No. 9, pp. 1946-1951 (Sep. 2003).

Hori, et al., A 0.1 micrometer CMOS with a Step Channel Profile Formed by Ultra High Vacuum CVD and In-Situ Doped Ions, Proceeding of the International Electron Devices Meeting, New York, IEEE, US, pp. 909-911 (Dec. 5, 1993).

Matshuashi, et al. High-Performance Double-Layer Epitaxial-Channel PMOSFET Compatible with a Single Gate CMOSFET, Symposium on VLSI Technology Digest of Technical Papers, pp. 36-37 (1996).

Shao, et al., Boron Diffusion in Silicon: The Anomalies and Control by Point Defect Engineering, Materials Science and Engineering R: Reports, vol. 42, No. 3-4, pp. 65-114, Nov. 1, 2003 (Nov. 2012). Sheu, et al. Modeling the Well-Edge Proximity Effect in Highly Scaled MOSFETs, IEEE Transactions on Electron Devices, vol. 53, No. 11, pp. 2792-2798 (Nov. 2006).

#### (56) References Cited

#### OTHER PUBLICATIONS

Abiko, H et al., A Channel Engineering Combined with Channel Epitaxy Optimization and TED Suppression for 0.15 micrometer n-n Gate CMOS Technology, 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 23-24 (1995).


Chau, R et al., A 50nm Depleted-Substrate CMOS Transistor (DST), Electron Device Meeting 2001, IEDM Technical Digest, IEEE International, pp. 29.1.1-29.1.4 (2001).

Ducroquet, F et al. Fully Depleted Silicon-On-Insulator nMOSFETs with Tensile Strained High Carbon Content Sil-yCy Channel, ECS 210th Meeting, Abstract 1033 (2006).


Ernst, T et al., Nanoscaled MOSFET Transistors on Strained Si, SiGe, Ge Layers: Some Integration and Electrical Properties Features, ECS Trans. 2006, vol. 3, Issue 7, pp. 947-961 (2006).

Goesele, U et al., Diffusion Engineering by Carbon in Silicon, Mat. Res. Soc. Symp. vol. 610, pp. 1-12 (2000).


\* cited by examiner




Ö




C C L



C L



Ö



r C L







FIG. 6







Ф С




රා <u>ර</u>ා LL




© () ()




c C




0 0 L



**C C U** 





r C




FIG. 16

# INTEGRATED CIRCUITS HAVING A PLURALITY OF HIGH-K METAL GATE FETS WITH VARIOUS COMBINATIONS OF CHANNEL FOUNDATION STRUCTURE AND GATE STACK STRUCTURE AND METHODS OF MAKING SAME

# CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No. 13/755,887 filed Jan. 31, 2013 and entitled "Integrated Circuits Having a Plurality of High-K Metal Gate FETs With Various Combinations of Channel Foundation Structure and Gate Stack Structure and Methods of Making Same" which claims the benefit of earlier filed U.S. provisional application No. 61/593,062, entitled "Integrated Circuits Having a Plurality of High-K Metal Gate FETs With Various Combinations of Channel Foundation Structure and Gate Stack Structure and Methods of Making Same" filed 31 Jan. 2012, and incorporated herein by reference in its entirety.

# INCORPORATION BY REFERENCE OF ADDITIONAL DOCUMENTS

The following are incorporated herein by reference: U.S. patent application Ser. No. 12/708,497, filed 18 Feb. 2010, titled "Electronic Devices and Systems, and Methods for Making and Using the Same," by Scott E. Thompson et al., now U.S. Pat. No. 8,273,617; U.S. patent application Ser. No. 30 12/971,884, filed 17 Dec. 2010, titled "Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof;" U.S. patent application Ser. No. 12/971,955, filed 17 Dec. 2010, titled "Transistor with Threshold Voltage Set Notch and Method of Fabrication Thereof;" U.S. patent appli- 35 cation Ser. No. 12/895,785, filed 30 Sep. 2010, titled "Advanced Transistors With Threshold Voltage Set Dopant Structures;" U.S. patent application Ser. No. 12/960,266, filed 3 Dec. 2010, titled "Semiconductor Structure and Method of Fabrication Thereof with Mixed Metal Types;" and U.S. patent application Ser. No. 13/459,971, filed 30 Apr. 2012, titled "Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion From a Doped Underlayer," the disclosures of which are hereby incorporated by reference in their entirety.

#### FIELD OF THE INVENTION

The present invention relates generally to integrated circuits and processes for making integrated circuits.

#### BACKGROUND

Advances in semiconductor manufacturing technologies have resulted in dramatically increased circuit packing densities and higher speeds of operation. In order to achieve such increased densities and circuit speeds, a wide variety of evolutionary changes have taken place with respect to semiconductor processing techniques and semiconductor device structures.

Some of the more recent changes in metal-oxide-semiconductor field effect transistor (MOSFET) semiconductor processing and device structures include gate replacement structures and manufacturing methods for such. In gate replacement, conventional polysilicon-based gate stack 65 structures are removed after source/drain formation, and a gate stack with a high-k gate dielectric layer and a metal gate

2

electrode (HKMG) are provided in their place. Various combinations of metals and metal alloys are selected by manufacturers to set a nominal value for the work function of the gate electrode. Such efforts are commonly referred to as work function engineering. It is well-known that the work function of the gate electrode is one of the factors in establishing the threshold voltage of a MOSFET.

In addition to changes in the gate stack structure, changes in the semiconductor body underlying the gate stack have also been adopted. A partial list of these changes includes the use of complex doping profiles, strained silicon, fully depleted silicon-on-insulator, raised source/drains, epitaxial silicon layers and finFET structures.

Typically, a semiconductor manufacturer develops a process, and then provides electrical modeling data and physical layout rules to chip designers. Chip designers, or more commonly the company by which the chip designers are employed, arrange for production of their circuit designs as integrated circuits fabricated by the semiconductor manufacturer.

As new transistor structures become available, where those new structures have certain desirable electrical properties, chip designers often wish to take advantage of those desirable electrical properties in at least some portion, or subset, of the circuitry in an existing chip design. By way of example, System on a Chip (SoC) devices often include blocks of pre-designed circuitry some of which may be supplied from different vendors. In order to get the desired performance from each of those blocks, different transistor characteristics may be needed in the different blocks. Put differently, it may be desirable to include a plurality of transistor types having various combinations of channel structures and gate stacks.

What is needed are integrated circuits with multiple transistor structures, each with its own unique electrical characteristics, and methods of integrating the manufacture thereof into a single process flow.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the invention are described with reference to the accompanying drawings. In the drawings, like reference numbers indicate identical or functionally similar elements.

FIG. 1 is a cross-sectional representation of a portion of a wafer having a partially fabricated integrated circuit thereon in accordance with a baseline process.

FIG. 2 shows the structure of FIG. 1 after a dummy gate stack has been removed and a high-k gate dielectric is formed on the surface exposed by removal of the dummy gate stack.

FIG. 3 shows the structure of FIG. 2 after deposition of a blanket layer of tantalum nitride (TaN).

FIG. 4 shows the structure of FIG. 3 after selected portions of the TaN are removed from PFET areas of the integrated circuit, but remains in NFET gate stacks areas.

FIG. 5 shows the structure of FIG. 4 after deposition of a blanket layer of titanium nitride (TiN).

FIG. 6 shows the structure of FIG. 5 after a chemical mechanical polishing (CMP) operation has removed the excess Al, TiN and TaN from the upper surface of a dielectric layer surrounding the gate stack/spacer structures.

FIG. 7 is similar to the structure of FIG. 3, except Deeply Depleted Channel (DDC) channel foundations are provided for a portion of the NFETs and PFETs, and after selected portions of the blanket layer of TaN are removed such that TaN is removed from the PFET, DDC-NFET, and DDC-PFET areas of the integrated circuit, but remains in the NFET gate stack; and after the deposition of a blanket layer of TiN.

FIG. 8 shows the structure of FIG. 7 after deposition of an Al fill in the gate stacks and after a chemical mechanical polishing operation has removed the excess TiN and TaN from the upper surface of a dielectric layer surrounding the gate stack/spacer structures.

FIG. **9** is similar to the structure of FIG. **3**, except DDC channel foundations are provided for a portion of the NFETs and PFETs, and after selected portions of the blanket layer of TaN are removed such that TaN is removed from the PFET areas of the integrated circuit, but remains in the NFET, <sup>10</sup> DDC-NFET and DDC-PFET gate stacks.

FIG. 10 shows the structure of FIG. 9 after deposition of an Al fill in the gate stacks and after a chemical mechanical polishing operation has removed the excess TiN and TaN from the upper surface of a dielectric layer surrounding the 15 gate stack/spacer structures.

FIG. 11 is similar to the structure of FIG. 2, except DDC channel foundations are provided for a portion of the NFETs and PFETs, and after deposition of a blanket layer of  $\text{TiN}_x$ , removal of selected portions of the  $\text{TiN}_x$  such that  $\text{TiN}_x$  is  $^{20}$  removed from the NFET and PFET areas, but remains in the DDC-NFET and DDC-PFET gate stacks.

FIG. 12 shows the structure of FIG. 11 after deposition of a blanket layer of TaN.

FIG. 13 shows the structure of FIG. 12 after selected portions of the TaN blanket layer have removed such that TaN is removed from the PFET, DDC-NFET and DDC-PFET areas, but remains in the NFET gate stack.

FIG. 14 shows the structure of FIG. 13 after deposition of a blanket layer of TiN.

FIG. 15 shows the structure of FIG. 14 after deposition of an Al fill in the gate stacks and removal of the excess TiNx, TaN and TiN from the upper surface of a dielectric layer surrounding the gate stack/spacer structures.

FIG. **16** is a flow diagram of an exemplary manufacturing <sup>35</sup> process for formation of transistor metal gate stacks in a "gate first" sequence.

#### DETAILED DESCRIPTION

The following Detailed Description refers to accompanying drawings to illustrate exemplary embodiments consistent with the invention. References in the Detailed Description to "one exemplary embodiment," "an illustrative embodiment," "an exemplary embodiment," and so on, indicate that the exemplary embodiment described may include a particular feature, structure, or characteristic, but every exemplary or illustrative embodiment may not necessarily include that particular feature, structure, or characteristic. Moreover, such phrases are not necessarily referring to the same exemplary embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is within the knowledge of those skilled in the relevant art(s) to affect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described.

The exemplary embodiments described herein are provided for illustrative purposes, and are not limiting. Other embodiments are possible, and modifications may be made to the exemplary embodiments within the spirit and scope of the 60 invention. Therefore, the Detailed Description is not meant to limit the invention. Rather, the scope of the invention is defined only in accordance with the subjoined claims and their equivalents.

The following Detailed Description of the exemplary 65 embodiments will so fully reveal the general nature of the invention that others can, by applying knowledge of those

4

skilled in relevant art(s), readily modify and/or adapt for various applications such exemplary embodiments, without undue experimentation, without departing from the spirit and scope of the invention. Therefore, such adaptations and modifications are intended to be within the meaning and plurality of equivalents of the exemplary embodiments based upon the teaching and guidance presented herein. It is to be understood that the phraseology or terminology herein is for the purpose of description and not of limitation, such that the terminology or phraseology of the present specification is to be interpreted by those skilled in relevant art(s) in light of the teachings herein.

#### **TERMINOLOGY**

The terms, chip, die, integrated circuit, semiconductor device, and microelectronic device, are often used interchangeably in the field of electronics. The present invention is applicable to all the above as these terms are generally understood in the field.

With respect to chips, it is common that power, ground, and various signals may be coupled between them and other circuit elements via physical, electrically conductive connections. Such a point of connection may be referred to as an input, output, input/output (I/O), terminal, line, pin, pad, port, interface, or similar variants and combinations. Although connections between and amongst chips are commonly made by way of electrical conductors, those skilled in the art will appreciate that chips and other circuit elements may alternatively be coupled by way of optical, mechanical, magnetic, electrostatic, and electromagnetic interfaces.

The terms metal line, trace, wire, conductor, signal path and signaling medium are all related. The related terms listed above, are generally interchangeable, and appear in order from specific to general. In this field, metal lines are sometimes referred to as traces, wires, lines, interconnect or simply metal. Metal lines, such as aluminum (Al), copper (Cu), an alloy of Al and Cu, an alloy of Al, Cu and silicon (Si), tungsten (W), and nickel (Ni) are conductors that provide signal paths for coupling or interconnecting, electrical circuitry. Other conductors, both metal and non-metal are available in microelectronic devices. Materials such as gold (Au), cobalt (Co), doped polysilicon, doped single-crystal silicon (often referred to simply as diffusion, regardless of whether such doping is achieved by thermal diffusion or ion implantation), titanium (Ti), molybdenum (Mo), and refractory metal silicides are examples of other conductors.

Polycrystalline silicon is a nonporous form of silicon made up of randomly oriented crystallites or domains. Polycrystalline silicon is often formed by chemical vapor deposition from a silicon source gas or other methods and has a structure that contains large-angle grain boundaries, twin boundaries, or both. Polycrystalline silicon is often referred to in this field as polysilicon, or sometimes more simply as poly.

Epitaxial layer refers to a layer of single crystal semiconductor material. In this field, the epitaxial layer is commonly referred to "epi."

FET, as used herein, refers to field effect transistor. An n-channel FET is referred to herein as an NFET. A p-channel FET is referred to herein as a PFET. Unless noted otherwise the FETs referred to herein are MOSFETs rather than junction FETs (JFETs).

As used herein, "gate" refers to the insulated gate terminal of a FET. The insulated gate terminal of a FET is also referred to in this field as a "gate electrode." Historically, the gate electrode was a single structure such as a layer of doped polysilicon disposed on the gate dielectric. More recently,

semiconductor manufacturing processes have used several layers of various materials to produce the desired electrical characteristics.

Source/drain (S/D) terminals refer to the terminals of a FET, between which conduction occurs under the influence of an electric field, subsequent to the inversion of the semiconductor surface under the influence of an electric field resulting from a voltage applied to the gate terminal of the FET. Generally, the source and drain terminals of a FET are fabricated such that they are geometrically symmetrical. With geometrically symmetrical source and drain terminals it is common to simply refer to these terminals as source/drain terminals, and this nomenclature is used herein. Designers often designate a particular source/drain terminal to be a "source" or a "drain" on the basis of the voltage to be applied to that terminal when 15 the FET is operated in a circuit.

The expression "gate stack" refers to the gate electrode and the gate dielectric that separates the gate electrode from the semiconductor body.

The term "channel" as used herein refers to a three-dimensional region of mobile carriers formed subjacent to the interface between the substrate and the gate stack of a FET responsive to application of an electric field to the gate electrode.

The expression "depletion region" as used herein refers to a three-dimensional region subjacent to the gate stack of a 25 FET where that region has been depleted of mobile charges leaving, in a doped region of the body, ionized dopant sites. The depletion region forms responsive to the application of an electric field. It is noted that the size of the depletion region is a related to the doping profile in the region and the applied 30 voltage. In a conventional NFET with a p-type body, the depletion region is characterized by ionized non-mobile acceptor sites. In a conventional PFET with an n-type body, the depletion region is characterized by ionized non-mobile donor sites.

The expression "channel foundation structure" refers to the crystalline structure and doping profile of the body subjacent to the gate stack, together with the S/D structures.

The expression "DDC channel foundation" refers to a channel foundation structure with an undoped, or substantially undoped, epi layer disposed subjacent the gate dielectric layer, a doped threshold adjustment epi layer disposed subjacent the undoped epi layer, and a highly doped screening region disposed subjacent the threshold adjustment layer. Various DDC channel foundation structures may include one 45 or more dopant layers, including but not limited to carbon (C) especially in the case of DDC-NFETs, for reducing or eliminating migration of other dopant species upward into the undoped epi.

The term "high-k" refers to a dielectric constant greater 50 than that of silicon dioxide.

Together, a gate stack disposed adjacent to a channel foundation structure forms a FET.

Together, a gate stack disposed adjacent to a DDC channel foundation forms a DDC-FET. A p-channel DDC-FET is 55 referred to herein as a DDC-PFET. An n-channel DDC-FET is referred to herein as a DDC-NFET.

The terms contact and via, both refer to structures for electrical connection of conductors from different levels of a chip. By way of example and not limitation, such electrical 60 connections may be made between two metal lines on different interconnect levels of a chip, between a polysilicon line and a metal line, between a S/D junction and a metal line, and so on. These terms are sometimes used in the art to describe both an opening in an insulator in which the structure will be 65 completed, and the completed structure itself. For purposes of this disclosure, contact and via both refer to the completed

6

structure. Further, for purposes of this disclosure, contact refers to the structure used to form a connection between the first layer of metal and electrically conductive structures closer to the substrate; and via refers to the structure used to form a connection between metal layers including the first metal layer and the metal layers above it.

Substrate, as used herein, refers to the physical object that is the basic workpiece that is transformed by various process operations into the desired microelectronic configuration. A substrate may also be referred to as a wafer. Wafers, may be made of semiconducting, non-semiconducting, or combinations of semiconducting and non-semiconducting materials (e.g., a silicon-on-insulator (SOI) wafer).

The term vertical, as used herein, means substantially perpendicular to the surface of a substrate.

#### Overview

As noted above, chip designers often wish to incorporate the latest advances in electrical performance that are obtainable through the use of newly available transistor structures, without necessarily moving the entire chip design to a smaller technology node. This is often the case where the new transistor structure is available at the same technology node (i.e., manufacturing dimensions) as an existing design. By way of example, the transistors that make up a particular circuit block such as a memory could be replaced with the new transistor structures to achieve the desired electrical result without having to modify other circuits that have already been validated.

One family of newly available transistor structures is referred to herein as DDC-FETs. DDC-FETs have a number of advantages in terms of electrical performance over conventional FETs at the same technology node. These advantages include, but are not in any way limited to, reduced subthreshold conduction (i.e., reduced off-state leakage current). Because modern integrated circuits typically include many millions of transistors, even small amounts of leakage current in these transistors rapidly becomes a drain on the battery of a mobile device, and/or a heat dissipation problem requiring heavy, and space-consuming heat sinks or fans.

DDC-FETs are also advantageous in terms of reduced threshold voltage variation across a given region of an integrated circuit. This type of threshold voltage variation is referred to as sigma  $V_{\ell}(\sigma V_{\ell})$ . Circuit designers recognize the many well-known benefits of reduced variation (or increased uniformity) in the electrical characteristics of the devices that are available for them to incorporate into their designs. By way of example and not limitation, the use of devices with a smaller variation in electrical characteristics can provide circuit designs with improved performance margins.

Since it is desirable to reduce power, and to improve performance margins, as soon as is practical, there is a desire to begin the change-over to DDC-FETs as soon as possible. At the same time, because of the expense involved in validating a new design, generating mask sets, and making or purchasing wafers, some chip designers prefer to make changes in stages. In accordance with such a philosophy, chip designers may decide to replace only portions of a chip design with the newly available DDC-FETs.

Additionally, chip designers producing SoCs (System On a Chip) often license-in various "IP" blocks, i.e., pre-designed circuit blocks having a known function. In some license arrangements it might not be permitted for the chip designers to make changes to such a licensed circuit block. In accordance with such a contractual limitation, chip designers may decide to replace only portions of a chip design with the newly available DDC-FETs.

In order to satisfy the above-described needs and constraints, it is necessary to combine multiple transistor architectures, or structures, within the same integrated circuit.

In order to maintain the economic feasibility of combining multiple transistor architectures within an integrated circuit, 5 new process flows have been developed by the inventors that provide cost-effective integration of multiple transistor structures within an integrated circuit. Various illustrative embodiments of such novel and non-obvious processes are set forth below.

In various embodiments, DDC-FETs are incorporated into an integrated circuit that includes FETs of alternative structures, or architectures. DDC refers to the channel region of a FET that has been physically constructed to provide a desired set of electrical characteristics, including but not limited to 15 higher mobility, higher drive current, lower drain induced barrier lowering ("DIBL") and reduced threshold voltage variations.

In order to facilitate the description of the combinations of different transistor structures, the FETs are often described 20 herein in terms of their channel foundation structure, and their gate stack structure. A plurality of different transistor structures are compatibly integrated by a process flow to produce integrated circuit structures and circuits as illustrated in exemplary embodiments herein. Various embodiments are 25 described herein where HKMG FETs are fabricated in a gate-last style of gate replacement processing, and where the channel foundation and the gate stack structure are mixed and matched on a single integrated circuit. In this way, DDC FETs may be integrated with conventional FETs independent of a 30 particular gate-stack architecture.

Process

FIGS. 1-15 illustrate a process flow including process options for gate stack formation. These process options allow the integration of both NFETs and PFETs where each transistor type may have a different channel foundation structure and/or a different gate stack. In other words, various embodiments provide integrated circuits that combine conventional transistors and DDC transistors, and optional combinations of gate stacks so as to simplify processing while delivering 40 the desired electrical characteristics.

Various embodiments provide for re-use of at least a portion of the available gate stack materials and structures available in semiconductor manufacturing. This simplifies manufacturing. Rather than fabricating a unique gate stack 45 structure for each type of transistor on an integrated circuit, the gate stack materials and structure, together with the transistor's underlying channel foundations, are selected such that at least two different types of transistor can use the same gate stack materials and structure. In this way, the same gate stack structure can be concurrently fabricated for the at least two different types of transistors. As described below, gate stack materials and structure affect the threshold voltage of a transistor. Thus embodiments provide integrated circuits that have more transistor types than gate stack types.

In the process embodiments herein, even though the process steps are described as being performed in a stated order, particular process steps may be performed at different points in the process flow and in a different order with respect to other process steps as desired to achieve a similar resulting 60 structure. In addition, one or more process steps can be substituted with alternative process steps that can also achieve a similar resulting structure. For example, the process steps of depositing a blanket layer of a gate metal and removing portions of the deposited gate metal from selected areas can 65 be substituted with a process of selectively depositing the gate metal layer such that it is not deposited in the selected areas.

8

FIGS. 1-6 illustrate an exemplary baseline process where: all the FETs are non-DDC FETs; all the NFET gate stacks use a first common structure; all the PFET gate stacks use a second common structure; and the first and second common structures are different from each other. FIGS. 1-3 and 7-8 illustrate an exemplary process in which: DDC and non-DDC FETs are both present in an integrated circuit; and both the DDC-NFET and the DDC-PFET use the same gate stack structure as the non-DDC-PFET. FIGS. 1-3 and 9-10 illustrate another exemplary process in which: DDC and non-DDC FETs are both present in an integrated circuit, and both the DDC-NFET and the DDC-PFET use the same gate stack structure as the non-DDC-NFET. FIGS. 1-2 and 11-15 illustrate a further exemplary process in which: DDC and non-DDC FETs are both present in an integrated circuit; both the DDC-NFET and the DDC-PFET use the same gate stack structure as each other; and the gate stack of the DDC FETs is different from either the NFET gate stack or the PFET gate

It is noted that the structures shown in FIGS. **7-15** include DDC channel foundations for a DDC-NFET and a DDC-PFET. When referred to in combination with FIGS. **7-15**, the illustrative cross-sectional representations of FIGS. **1-3** are understood to include the DDC channel foundations shown in FIGS. **7-15**, since those figures and the process steps involved are the same except for the formation of the DDC channel foundation, which is described and shown in U.S. patent application Ser. No. 13/459,971, filed 30 Apr. 2012, titled "Multiple Transistor Types Formed in a Common Epitaxial Layer by Differential Out-Diffusion From a Doped Underlayer (incorporated by reference above).

Unless otherwise stated, the figures are representative and not drawn to scale. Those skilled in the art of semiconductor manufacturing readily understand the meaning of such cross-sectional representative figures.

Table 1, shown below, illustrates various non-limiting combinations of channel foundation structures and combinations of gate stack materials.

TABLE 1

	NFET (non-DDC) Channel Foundation	PFET (non-DDC) Channel Foundation	NFET (DDC) Channel Foundation	PFET (DDC) Channel Foundation
Gate Stack Combo	Gate Stack 1	Gate Stack 2		
Gate Stack Combo	Gate Stack 1	Gate Stack 2	Gate Stack 2	Gate Stack 2
Gate Stack Combo	Gate Stack 1	Gate Stack 2	Gate Stack 1	Gate Stack 1
Gate Stack Combo	Gate Stack 1	Gate Stack 2	Gate Stack 3	Gate Stack 3

Illustrative Gate Stack 1 includes: a high-k gate dielectric layer, typically hafnium oxide (HfO); a layer of tantalum nitride (TaN) disposed on the inner surfaces of a sidewall spacer structure, and further disposed over the high-k gate dielectric layer; a layer of TiN disposed over the TaN layer; and a layer of aluminum (Al) disposed over the TaN.

Illustrative Gate Stack 2 includes: a high-k gate dielectric layer, typically hafnium oxide (HfO); a layer of TiN disposed on the inner surfaces of a sidewall spacer structure, and further disposed over the high-k gate dielectric layer; and a layer of Al disposed over the TiN<sub>x</sub>.

Illustrative Gate Stack 3 includes: a high-k gate dielectric layer, typically hafnium oxide (HfO); a layer of TiN<sub>x</sub> disposed on the inner surfaces of a sidewall spacer structure, and fur-

ther disposed over the high-k gate dielectric layer; a layer of TIN disposed over the  ${\rm TiN}_x$ ; and a layer of Al disposed over the TiN.

It is noted that those skilled in the art and having the benefit of this disclosure will be able to select materials and their respective thicknesses to achieve various desired sets of electrical properties. It is further noted that descriptions of particular metals associated with transistor types are provided to facilitate an understanding of similarities and differences in the gate stacks; but generally, it is understood by those skilled in the art that certain metal material combinations are selected to provide work functions desirable for NFET devices and PFET devices, whether such material combinations are achieved by the materials specified in this disclosure or not.

The present invention is not limited to the exemplary gate stacks described above.

A baseline process is first described. Referring to FIG. 1, a cross-sectional representation of a portion of a wafer 102 having a partially fabricated integrated circuit thereon is 20 shown. The partially fabricated integrated circuit of FIG. 1 show two NFETs **750** and two PFETs **752**. More particularly, FIG. 1 shows: shallow trench isolation (STI) structures 104; PFETs 752 having silicon germanium (SiGe) raised S/Ds 106, source drain extensions (SDE) 108, dielectric layer 114, 25 polysilicon gate 116, and sidewall spacers 118; NFETs 750 having S/Ds 110, SDEs 112, dielectric layer 114, polysilicon gate 116, and sidewall spacers 118; and a dielectric layer 120 deposited over the surface of wafer 102 and surrounding sidewall spacers 118. It is noted that sidewall spacers 118 are formed from dielectric material. It is noted that the SiGe raised S/Ds are sometimes referred to as embedded SiGe (e-SiGe) S/Ds. It is further noted that the present invention is not limited to implementation of PFETs using the raised S/D structures, nor limited to the use of SiGe in the PFET S/D structures. Those skilled in the art and having the benefit of the present disclosure will understand that other PFET S/DI) structures (e.g., planar and finFET) have been, and continue to be used in the semiconductor industry.

In some embodiments halo implants are performed to implant dopants into the channel regions of the NFETs and the PFETs. Such implants are typically performed to set the threshold voltage of the various transistors.

FIG. 2 shows the structure of FIG. 1 after the dummy gate 45 stack (i.e., polysilicon 116, and dielectric layer 114) has been removed from each transistor, and a high-k gate dielectric 202 is formed on the surface exposed by the removal of the dummy gate stack. Any suitable etch chemistry may be used to remove the dummy gate stack. In typical embodiments, 50 high-k gate dielectric 202 is hafnium oxide, but the present invention is not limited to gate dielectric layers having any particular chemical composition. Further the present invention is not limited to gate dielectric layers having a uniform chemical make-up. Still further, the present invention com- 55 prehends the use of gate dielectric structures in the form of laminates, i.e., two or more layers each having a different chemical composition. Additionally, there may be an interfacial silicon oxide layer (not shown) having a thickness on the order of five angstroms disposed between wafer 102 and gate  $\phantom{0}$ 60 dielectric layer 202.

FIG. 3 shows the structure of FIG. 2 after deposition of a blanket layer of tantalum nitride (TaN) 302. An atomic layer deposition (ALD) technique is typically used to deposit TaN 302, but any suitable equipment and process conditions may be used, and the present invention is not limited to the particulars of the deposition process.

10

FIG. 4 shows the structure of FIG. 3 after selected portions of TaN layer 302 are removed such that TaN is removed from the PFET 752 areas of the integrated circuit, but remains in the NFET 750 gate stacks.

FIG. 5 shows the structure of FIG. 4 after deposition of a blanket layer of titanium nitride (TiN) 502. As can be seen in FIG. 5, TiN layer 502 covers TaN 302, and the exposed portions of dielectric layer 120, sidewall spacers 118, and gate dielectric layer 202. The thicknesses of TaN 302 and TiN 502 are selected to provide the desired work function. It is noted that the invention is not limited to any particular method of achieving the desired thicknesses of any materials. It is particularly noted that setting the work function of the gate stack by means of thickness (i.e., not just material selection) can be achieved in any suitable manner including but not limited to controlling the deposition process, or by depositing a greater thickness than desired and the etching back the excess amount of material.

FIG. 6 shows the structure of FIG. 5 after a chemical mechanical polishing operation has removed the excess TiN and TaN from the upper surface of dielectric layer 120, and the gate stacks are completed with an aluminum filling. The baseline process shows two NFETs 750 each having a gate stack comprised of a hafnium oxide gate dielectric 202, TaN 302, TiN 502, and Al 602; and two PFETs 752 each having a gate stack comprised of a hafnium oxide gate dielectric 202, TiN 502, and Al 602.

FIG. 7 is similar to the structure of FIG. 3, except modified to show DDC channel foundations provided for a portion of the NFETs and PFETs. FIG. 7 shows modified FIG. 3 after selected portions of TaN layer 302 are removed such that TaN is removed from the PFET 752, DDC-NFET 754, and DDC-PFET 756 areas of the integrated circuit, but remains in the NFET 750 gate stack; and after the deposition of a blanket layer of TiN 708. Referring again to the DDC channel foundations, DDC-NFET 754 includes an undoped region 706a disposed subjacent high-k gate dielectric layer 202, a threshold adjustment region 704a disposed subjacent region 706a. and a screening region 702a disposed subjacent threshold adjustment region 704a. DDC-PFET 756 includes an undoped region 706b disposed subjacent high-k gate dielectric layer 202, a threshold adjustment region 704b disposed subjacent region 706a, and a screening region 702b disposed subjacent threshold adjustment region 704b.

It is noted that although various materials are referred to as being "deposited," any suitable equipment and process steps may be used to dispose the materials as indicated herein.

FIG. 8 shows the structure of FIG. 7 after deposition of Al 802 to fill in the gate stacks and after a chemical mechanical polishing operation has removed the excess TiN and TaN from the upper surface of dielectric layer 120. FIG. 8 illustrates a process and structure in which NFETs and PFETs (750 and 752 respectively), together with DDC-NFETs and DDC-PFETs (754 and 756 respectively), are integrated within an integrated circuit. It is noted that only two gate stack structures are used amongst the four types of transistor structures (i.e., the NFET, PFET, DDC-NFET, and DDC-PFET each have a different channel foundation). In this illustrative embodiment, a single type of gate stack is used for PFET 752, DDC-NFET 754, and DDC-PFET 756, while a separate type of gate stack is used for NFET 750.

FIG. 9 is similar to the structure of FIG. 3, except DDC channel foundations are provided for a portion of the NFETs and PFETs, and after selected portions of TaN layer 302 are removed such that TaN is removed from the PFET 752 areas

of the integrated circuit, but remains in the NFET **750**, DDC-NFET **754** and DDC-PFET **756** gate stacks, and a blanket layer of TiN **902** is deposited.

11

FIG. 10 shows the structure of FIG. 9 after deposition of Al 1002 to fill in the gate stacks and after a chemical mechanical 5 polishing operation has removed the excess TiN and TaN from the upper surface of dielectric layer 120, which surrounds the gate stack/spacer structures. It is noted that only two gate stack structures are used amongst the four types of transistor structures. In this illustrative embodiment, a single 10 type of gate stack is used for NFET 750, DDC-NFET 754, and DDC-PFET 7565, while a separate type of gate stack is used for PFET 752.

FIG. 11 is similar to the structure of FIG. 2, except DDC channel foundations are provided for a portion of the NFETs and PFETs, and after deposition of a blanket layer of  $\text{TiN}_x$ , a stochiometric variance of TiN which can modulate the transistor work function, removal of selected portions of the  $\text{TiN}_x$  blanket layer such that  $\text{TiN}_x$  is removed from the NFET 750 and PFET 752 areas, but remains in the DDC-NFET 754 and 20 DDC-PFET 756 gate stacks, thus forming patterned  $\text{TiN}_x$  layer 1102.

FIG. 12 shows the structure of FIG. 11 after deposition of a blanket layer of TaN 1202.

FIG. 13 shows the structure of FIG. 12 after selected portions of TaN 1202 have removed such that TaN is removed from the PFET 752, DDC-NFET 754 and DDC-PFET 756 areas, but remains in the NFET 750 gate stack.

FIG. 14 shows the structure of FIG. 13 after deposition of a blanket layer of TiN 1402.

FIG. 15 shows the structure of FIG. 14 after deposition of Al 1502 to fill in the gate stacks, and removal of the excess TiNx, TaN and TiN from the upper surface of dielectric layer 120. The resulting structures are discussed below.

It is noted that conventional processing for metallization 35 and via formation may be performed to complete the integrated circuit subsequent to the completion of the gate stacks.

Even though various process and structure embodiments are described above with reference to re-using gate metals in a gate last process, such gate metal re-use is also applicable to 40 a gate first process. For example, FIG. 16 shows a gate first process flow 1600 that re-uses the PFET non-DDC gate metal for the DDC-NFET and DDC-PFET transistors. At step 1602, the integrated circuit is partially fabricated in that the NFET, PFET, DDC-NFET and DDC-PFET channel foundations are 45 established, including the formation of a blanket epitaxial layer after doping the channel regions. Then, the gate foundation is patterned so that the metal portions can be formed. For the metal portions, first, in the example at 1600, an NFET gate metal is deposited across the surface of the patterned gate 50 foundation 1604. Then, selected portions of NFET gate metal are removed from the PFET, DDC-NFET and DDC-PFET areas 1606. Then, a layer of PFET gate metal is deposited across the surface of the patterned gate foundation 1608. Note that an alternative gate first process flow can re-use the non- 55 DDC NFET gate metal for both the DDC-NFET and DDC-PFET transistors. Alternative gate first process flows can use either one or two DDC gate metals having work functions selected to meet threshold voltage requirements for the device, wherein the selected metal may be of the same work 60 function as one of the non-DDC transistors or may be of a different work function.

In either a gate-first process or a gate-last process, the selected DDC gate metal can be used for both the DDC-NFET and DDC-PFET transistors, which may be the same metal as 65 used for the NFET or PFET transistor or may be an alternative metal stack from either NFET or PFET transistors, or, a first

12

metal can be selected for the DDC-NFET transistor and a second metal can be selected for the DDC-PFET transistor, which metal selections may match those used for the NFET and PFET. To achieve different work functions, different metal materials or composites may be used, or the work functions of one or more of the already deposited gate metals (e.g., the non-DDC NFET and/or PFET gate metals, or the one or more DDC gate metals) can be adjusted using techniques such as alloying, ion implantation, post-deposition treatment, thickness adjustment, etc. Techniques for adjusting the metal gate work function using thickness adjustment can also include adjusting the gate metal thickness using selective etch-back, such as performing selective etch-back to adjust the thickness of a first type of gate metal before depositing a second type of gate metal over the first type gate metal. Structure

FIG. 8, discussed above in connection with an illustrative process flow, shows the structure of a partially fabricated integrated circuit in which an NFET 750 and a PFET 752, each having a conventional channel foundation, are formed on the same die as a DDC-NFET 754 and a DDC-PFET 756, each having the DDC channel foundation. In this embodiment there are four distinct types of transistor, yet only two different gate stacks are needed. NFET 750 has a gate stack including successive layers of hafnium oxide 202, tantalum nitride 302, titanium nitride 708 and aluminum 802, whereas the PFET 752, DDC-NFET 754, and DDC-PFET 756 each have the same gate stack, i.e., hafnium oxide 202, titanium nitride 708 and aluminum 802. It will be appreciated that the embodiment of FIG. 8 is illustrative and not meant to specifically limit the invention.

FIG. 10, discussed above in connection with an illustrative process flow, shows the structure of a partially fabricated integrated circuit in which an NFET 750 and a PFET 752, each having a conventional channel foundation, are formed on the same die as a DDC-NFET 754 and a DDC-PFET 756, each having the DDC channel foundation. In this embodiment there are four distinct types of transistor, yet only two different gate stacks are needed. PFET 752 has a gate stack having successive layers of hafnium oxide 202, titanium nitride 902 and aluminum 1002, whereas NFET 750, DDC-NFET 754, and DDC-PFET 756 each have the same gate stack, i.e., successive layers hafnium oxide 202, tantalum nitride 302, titanium nitride 902 and aluminum 1002. It will be appreciated that the embodiment of FIG. 10 is illustrative and not meant to specifically limit the invention.

FIG. 15, discussed above in connection with an illustrative process flow, shows the structure of a partially fabricated integrated circuit in which an NFET 750 and a PFET 752, each having a conventional channel foundation, are formed on the same die as a DDC-NFET 754 and a DDC-PFET 756, each having the DDC channel foundation. In this embodiment there are four distinct types of transistor, yet only three different gate stacks are used. NFET 750 has a gate stack having successive layers of hafnium oxide 202, tantalum nitride 1202, titanium nitride 1402 and aluminum 1502; PFET 752 has a gate stack having successive layers of hafnium oxide 202, titanium nitride 1402 and aluminum 1502, and DDC-NFET 754 and DDC-PFET 756 each have the same gate stack, i.e., hafnium oxide 202, TiN<sub>x</sub> layer 1102, titanium nitride 1402 and aluminum 1502. It will be appreciated that alternative gate stacks having different materials may also provide the desired electrical characteristics.

In typical embodiments, the gate stack of at least one NFET is electrically connected to the gate stack of at least one PFET; and the gate stack of at least one DDC-NFET is electrically connected to the gate stack of at least one DDC-PFET. In this

way, CMOS circuits are formed of DDC-FETs and other circuits are formed of non-DDC-FETs.

In one illustrative embodiment, a method includes, forming, in a substrate, an NFET channel foundation, a PFET channel foundation, and a DIC-PFET channel foundation; and disposing an NFET gate stack over the NFET channel foundation, disposing a PFET gate stack over the PFET channel foundation, disposing a DDC-NFET gate stack over the DDC-NFET channel foundation, and disposing a DDC-PFET gate stack over the DDC-PFET gate stack over the DDC-PFET channel foundation; wherein the DDC-NFET gate stack and the DDC-PFET gate stack are the same, or use similar materials; and wherein the NFET gate stack and the PFET gate stack structures, or materials, are different from each other.

In another illustrative embodiment, a method of manufacturing integrated circuits, includes forming a first type of NFET channel region in a substrate; forming a first type of PFET channel region in the substrate; forming a second type of NFET channel region in the substrate; forming a second type of PFET channel region in the substrate; forming a first 20 type of NFET gate stack over at least a portion of the channel region of the first NFET type; forming a first type of PFET gate stack over at least a portion of the channel region of the first PFET type; forming a second type of NFET gate stack over at least a portion of the channel region of the second NFET type; forming a second type of PFET gate stack over at least a portion of the channel region of the second PFET type; wherein each gate stack is spaced apart from the corresponding underlying channel region by a gate dielectric layer. In some embodiments, the first type of NFET gate stack and the first type of PFET gate stack are different from each other, and the second type of NFET gate stack and the second type of PFET gate stack are the same as each other. These gate stacks may be fabricated concurrently to make them the same. It will be appreciated that any manufacturing process has variations or non-uniformities. Thus references to a material or a structure being the same, means that the nominal value, or manufacturing targets, are the same. Alternatively, the NFET gate stack and the second type of PFET gate stack are fabricated with similar materials.

In one embodiment, the second NFET gate stack and the 40 second PFET gate stack are each the same as the first PFET gate stack. In a further embodiment, the second NFET gate stack and the second PFET gate stack are each the same as the first NFET gate stack. In a still further embodiment, the second NFET gate stack is different from both the first NFET gate stack and the first PFET gate stack; and the second PFET gate stack is different from both the first NFET gate stack and the first PFET gate stack.

Various embodiments advantageously provide methods of modifying an existing chip design to replace a portion of the transistors in the existing chip design with DDC transistors.

Various embodiments advantageously provide methods of adding one or more transistor types to an existing chip design without modifying the dimensions, physical construction, or electrical characteristics of the other transistors.

Various embodiments advantageously provide methods of 55 incorporating a plurality FET types in an integrated circuit where FET type is determined by the combination of channel foundation and gate stack, and where at least a portion of the FETs are DDC transistors.

Various embodiments provide NFETs and DDC-NFETs 60 with the same nominal threshold voltage; and PFETs and DDC-PFETs with the same nominal threshold voltage.

#### CONCLUSION

It is to be appreciated that the Detailed Description section, and not the Abstract of the Disclosure, is intended to be used

14

to interpret the claims. The Abstract of the Disclosure may set forth one or more, but not all, exemplary embodiments, and thus, is not intended to limit the invention and the subjoined Claims in any way.

It will be apparent to those skilled in the relevant art(s) that various changes in form and detail can be made therein without departing from the spirit and scope of the invention. Thus the invention should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the subjoined Claims and their equivalents.

What is claimed is:

- 1. A method of producing an integrated circuit, comprising:
- forming an epitaxial layer on a wafer;
  - forming, on an unsingulated die of the wafer, a plurality of first NFETs, each having a first gate stack, and a first nominal threshold voltage;
- forming, on the unsingulated die, a plurality of first PFETs, each having a second gate stack and a second nominal threshold voltage;
- forming, on the unsingulated die, a plurality of second NFETs, each having a third gate stack, and a third nominal threshold voltage;
- forming, on the unsingulated die, a plurality of second PFETs, each having the third gate stack and a fourth nominal threshold voltage;
- wherein the plurality of second NFETs has a channel foundation layer that includes a first heavily doped screening layer below the epitaxial layer, and the plurality of second PFETs has a channel foundation layer that includes a second heavily doped screening layer below the epitaxial layer.
- 2. The method of claim 1, further comprising forming a Vt set layer superjacent the screening layer in at least a portion of the second NFETs or second PFETs and prior to forming the epitaxial layer.
- 3. The method of claim 1, wherein at least some of the plurality of second NFETs and plurality of PFETs include dopants in the epitaxial layer sufficient to set Vt.
  - 4. A method of forming an integrated circuit, comprising: forming, in substrate, a plurality of NFET channel foundations, a plurality of PFET channel foundations, a plurality of DDC-NFET channel foundations, and a plurality DDC-PFET channel foundations;
  - forming on the channel foundations, a blanket substantially undoped epitaxial layer; and
  - disposing a first NFET gate stack over a first one of the plurality of NFET channel foundations, disposing a first PFET gate stack over a first one of the PFET channel foundations, disposing a first DDC-NFET gate stack over a first one of the DDC-NFET channel foundations, disposing a first DDC-PFET gate stack over a first one of the DDC-PFET channel foundations;
  - wherein the first NFET gate stack and the first PFET gate stack are different from each other; and
  - wherein each of the NFET, PFET, DDC-NFET and DDC-PFETs are isolated from one another using an isolation structure that is formed after the formation of the blanket substantially undoped epitaxial layer.
  - **5**. The method of claim **4**, wherein, the isolation structure is a shallow trench isolation.
- **6**. The method of claim **4**, wherein the first NFET gate stack has a first work function, the first PFET gate stack has a second work function, the first DDC-NFET gate stack has a third work function, the first DDC-PFET gate stack has a fourth work function.

15 16

7. The method of claim 6, wherein the first DDC-NFET gate stack and the first NFET gate stack are the same.

- **8**. The method of claim **6**, wherein the first DDC-PFET gate stack and the first PFET gate stack are the same.
- **9**. The method of claim **6**, wherein the first DDC-NFET 5 gate stack and the first DDC-PFET gate stack are the same.
- 10. The method of claim 6, wherein the first DDC-NFET gate stack and the first PFET gate stack are the same.
- 11. The method of claim 6, wherein the first DDC-PFET gate stack and the first NFET gate stack are the same.
- 12. The method of claim 5, wherein the first DDC-NFET gate stack, and the first DDC-PFET gate stack are not the same.
- 13. The method of claim 4, wherein the NFET and PFET devices include halo implanted dopants.
- **14**. The method of claim **4**, wherein for substantially the same gate length, the channel mobility of the first DDC-NFET is greater than that of the first NFET, and the channel mobility of the first DDC-PFET is greater than that of the first PFET.

\* \* \* \* \*